Skip to main content

5 SystemVerilog-Assertions jobs

Showing 1–5 of 5 jobs

U

Rülzheim, Rheinland-Pfalz, Deutschland (Hybrid)

At Ubitium, we believe the best engineering happens when people with different perspectives tackle hard problems together.

1 mo. ago

U

Karlsruhe, Baden-Württemberg, Deutschland (Hybrid)

At Ubitium, we believe the best engineering happens when people with different perspectives tackle hard problems together.

2 wk. ago

NS

Gratkorn, Steiermark, Österreich (On-site)

Your responsibilities: Take ownership and responsibility of the verification of one or more submodules owned by the team, including verification IPs…

1 mo. ago

KA

Dortmund, Nordrhein-Westfalen, Deutschland (On-site)

Kandou is redefining AI infrastructure through innovative interconnect technologies that significantly reduce power consumption while maintaining…

1 day ago

Related searches